



CCD 3041

Back-Illuminated 2K x 2K

Full Frame CCD Image Sensor

FEATURES

- 2048 x 2048 Full Frame CCD
- 15 μm x 15 μm Pixel
- 30.72 mm x 30.72 mm Image Area
- 100% Fill Factor
- Back Illuminated
- Multi-Pinned Phase (MPP) Operation
- Readout Noise Less Than 3 e^- at 50kHz
- Four Low Noise Output Amplifiers
- Three Phase Buried Channel CCD

GENERAL DESCRIPTION

The CCD 3041 is a 2048(H) x 2048(V) solid state Charge Coupled Device (CCD) full frame sensor. The CCD is intended for advanced scientific, aerospace, industrial, and medical imaging applications. The CCD 3041 active area is organized as an array of 2048 horizontal by 2048 vertical imaging elements. The pixel pitch is 15 μm with a 100% fill factor. For dark reference, each readout line is preceded by 16 dark pixels. The imager is available in front- or back-illuminated configurations; however, this data sheet is for the back-illuminated configuration only. A split readout architecture has been adopted to facilitate high data rates with simultaneous readout from four output ports, and provides the flexibility to read out the entire image frame from two output ports, or from a single output port to simplify the drive electronics requirements.

A single-stage source follower output amplifier design has been selected for low noise performance. The readout noise floor is typically better than 3 e^- at a pixel rate of 50 kHz. Each output amplifier is capable of operating at up to 5 MHz with less than 20 e^- nominal read noise.


The CCD 3041 is mounted in a custom ceramic package for improved flatness uniformity and minimized mass. The PGA package is 36.8 x 45.7 mm with 46 pins.

FUNCTIONAL DESCRIPTION

The key functional elements are described next, and are shown in the block diagram:

Image Sensing Elements: The CCD photo-sensitive elements are made up of contiguous pixels with no voids or inactive areas. In addition to sensing light, these elements are used to shift image charge vertically. The full frame architecture requires that the device be mechanically shuttered during readout.

Backside Illumination: In a back-illuminated device, incident photons are collected on the backside of the CCD which has been thinned to about 18 microns. An accumulated surface potential helps direct the generated charge to the CCD depletion wells and is accomplished by performing a special surface treatment to the backside. The quantum efficiency of the CCD is further improved by applying antireflection coatings on the thinned CCD surface.



This process can be tailored to optimize the device sensitivity over a range of spectral bands.

Vertical Charge Shifting: The architecture of the CCD 3041 provides video information as a sequential readout of 2048 lines, each containing 2048 photosensitive elements (in 1x1 mode, using a single output). At the end of the integration period, the ΦV_1 , ΦV_2 , and ΦV_3 gates are clocked to transfer charge vertically through the CCD array and to the horizontal readout register. Vertical columns are separated by channel stop regions to confine charge horizontally. The Vertical Transfer Gate (ΦVTG) is the final array gate before charge is transferred to the serial horizontal shift registers. For simplified operation ΦVTG may be tied to ΦV_3 .

The imaging area is electrically divided into four quadrants. Each 1024 x 1024 segment may be clocked independently or combined as required. Horizontal serial registers along the top and bottom permit simultaneous readout of the upper and lower halves. The CCD 3041 also may be clocked such that the full array is read out of either the upper or the lower serial registers.

Horizontal Charge Shifting: ΦH_1 , ΦH_2 , and ΦH_3 are polysilicon gates used to transfer charge horizontally to the output amplifiers. The pixels in the horizontal registers are twice the size of the photosites to allow vertical charge binning, and a summing well is also provided to support horizontal charge binning. The array can be read out normally at 2K(H) x 2K(V) full resolution, as a 2K(H) x 1K(V), or 1K(H) x 1K(V). The horizontal shift registers are bi-directional so that the image frame may be read out through a single, or two amplifiers per serial register.

The transfer of charge into the horizontal registers follows the vertical charge transport sequence. These registers contain 16 additional register cells between the first pixel of each line and the output amplifier. (Note that the summing gate is part of the last prescan pixel.) The output of these pixels contains no signals and may be used as a dark level reference.

The last clocked gate in the horizontal registers, ΦSG , can be used to combine the signal charge of the pixels in the horizontal shift registers. This gate requires its own clock, which may be tied to ΦH_1 for normal full resolution readout. The output video is available following the high to low transition of ΦTG .

PRELIMINARY


After the pixel has been sampled, the reset transistor, clocked appropriately with Φ_R , resets the sense node potential to the level set by VRD.

Output Amplifier: The CCD 3041 has a low noise output amplifier at each end of the horizontal shift registers for a total of four output ports. The single-stage amplifier design has been optimized for low readout noise. Signal charge packets are serially clocked to a pre-charged capacitor, the sense node, whose potential changes linearly in response to the number of electrons delivered. This potential is applied to the input gate of an NMOS amplifier producing a signal at the output V_{out} pin. The capacitor is reset with Φ_R to a pre-charge level prior to the arrival of the next charge packet (except when horizontal binning is

performed). It is reset by use of the reset MOSFET. The output amplifier drain is tied to VDD. The source is connected to an external load resistor to ground. The voltage change at the source constitutes the video output from the device

Optional frame transfer operation: The imaging area of the CCD3041 consists of 4 contiguous sections that can be clocked independently such that the device will be capable of operating in frame transfer mode provided the outer sections are protected with opaque light shields, and the sensor is mounted in an optional package with the correct pinout. In frame transfer mode, the imaging section will be 2048(H) x 1024(V), and each storage section is 2048(H) x 544(V).

PINOUT							
1.	VSS	13.	VOG_L	25.	F1_U	37.	VO_UR
2.	F1_L	14.	VO_LL	26.	F2_U	38.	VDD_UR
3.	F2_L	15.	VDD_LL	27.	F3_U	39.	VRD_UR
4.	F3_L	16.	VRD_LL	28.	OR_UL	40.	OR_UR
5.	OR_LR	17.	OR_LL	29.	VRD_UL	41.	VTG_U
6.	VRD_LR	18.	VTG_L	30.	VO_UL	42.	V3_U
7.	VO_LR	19.	V3_L	31.	VDD_UL	43.	V2_U
8.	VDD_LR	20.	V2_L	32.	HSG_U	44.	V1_U
9.	HSG_L	21.	V1_L	33.	H3_U	45.	THERM1+
10.	H3_L	22.	THERM2+	34.	H1_U	46.	THERM1-
11.	H1_B	23.	THERM2-	35.	H2_U		
12.	H2_B	24.	VSS	36.	VOG_U		



PRELIMINARY

Multi-Pinned Phase: MPP is a CCD technology which significantly reduces the dark current generation rate. CCDs are endowed with this capability by the addition of an ion implant step during the semiconductor manufacturing process.

This implant creates a built-in potential barrier in each pixel, which allows charge integration to be performed with all of the vertical clocks biased at their Low levels (-8V). Under these conditions, the surface potential of the CCD is pinned at 0V, and the holes released by the neighboring p+ channel stops recombine with the electrons that are generated by surface defects which effectively neutralize the surface dark current.

While MPP operation significantly reduces the dark current of the CCD, a drawback of the MPP mode is reduced full well capacity. The potential barrier created by MPP implant does not hold as much charge as the normal buried channel operating mode which stores charge under one of the vertical gates biased high during integration. The CCD 3041 fabrication process has been optimized to maximize the charge capacity in MPP mode.

DEFINITION OF TERMS

Charge-Coupled Device: A charge-coupled device image sensor is capable of converting incident light photons into discrete packets of electron charge confined in individual pixels, then transfer the signal charge by sequential clocking of an array of gates to on-chip output amplifiers which produce the video output signals.

Vertical Transport Clocks ΦV_1 , ΦV_2 , ΦV_3 : The clock signals applied to the vertical transport registers to move signal charge from one pixel to the next.

Vertical Transfer Gate ΦVTG : The gate structure located adjacent to the last row of photosites and the horizontal transport registers. The charge packets accumulated in the photosites are shifted vertically across the array, then when they reach the last row of photosites, the signal charge is transferred to the serial register by appropriate clocking of the vertical transfer gate. Proper timing of the ΦVTG gate allows the vertical signal charges to be combined or binned.

Horizontal Transport Clocks ΦH_1 , ΦH_2 , ΦH_3 : The clock signals applied to the horizontal transport registers to move signal charge from one pixel to the next.

Reset Clock ΦR : The clock applied to the reset transistor of the output amplifier.

Dynamic Range: The ratio of the pixel full well and the RMS noise floor in the dark. Dynamic range is typically expressed in dB.

Saturation Exposure: The minimum exposure level that produces an output signal corresponding to the maximum photosite charge capacity. Exposure is equal to the product of light intensity and integration time.

Responsivity: The output signal voltage per unit of exposure.

Spectral Response Range: The spectral band over which the response per unit of radiant power is more than 10% of the peak response.

Photo-Response Non-Uniformity: The difference of the response levels between the most and the least sensitive regions under uniform illumination (excluding blemished elements) expressed as a percentage of the average response.

Dark Signal: The output signal caused by thermally generated electrons. Dark signal is a linear function of integration time, and varies exponentially as a function of the chip temperature.

Pixel: Picture element or sensor element (also called photoelement or photosite).

DEVICE HANDLING PRECAUTIONS

Due to the negative bias conditions necessary for proper operation, the CCD3041 is not equipped with built-in ESD protection circuitry. Strict ESD procedures and proper handling precautions must be performed to avoid accidental damage to the devices. The warranty does not apply to ESD damaged devices.


- Always store the devices with the shorting pins that are shipped with the devices securely attached to all of the pins.
- Never insert or remove the device from a live socket or operating camera. Turn off all electrical power first.
- Test stations must be specifically designed to minimize static charge build-up, including ionizing air blowers, and grounded floor mats.
- The relative humidity level in the working environment must be controlled between 40% - 60%.
- Never handle the devices without proper personal ESD protection items such as tested grounding straps, electrically conductive gloves or finger cots, ESD safe smocks, conductive shoe straps are also desirable.

ABSOLUTE MAXIMUM RATINGS

Storage temperature range -50 °C to +75 °C
Operating temperature range -100 °C to +40 °C

PRELIMINARY

CCD3041 Typical Readout Noise



PRELIMINARY

GENERAL INFORMATION

PARAMETER		SPECIFICATION	UNIT
Active pixels	Horizontal	2048	Column Row
	Vertical	2048	
Pixel size		15 x 15	μm^2
Active image area (H x V)		30.72 x 30.72	mm^2
Serial prescan pixels		16	
Parallel prescan pixels		32	
Number of output amplifiers		4	
Active area flatness		Typ: 10 Max: 20	μm

DC OPERATING CHARACTERISTICS

SYMBOL	PARAMETER	MIN	NOM	MAX	UNIT
V_{DD}	DC Supply Voltage	18	24	28	V
V_{RD}	Reset Drain Voltage	13	14	18	V
V_{OG}	Output Gate Voltage	- 5	-2.5	1	V
V_{SS}	Substrate Ground	0	0	0	V

TYPICAL CLOCK VOLTAGES

SYMBOL	PARAMETER	HIGH	LOW	UNIT
$V\Phi_{H(1,2,3)}$	Horizontal Register Clocks	+5	-5	V
$V\Phi_{SG}$	Summing Gate Clock	+9	-5	V
$V\Phi_{V(1,2)}$	Vertical Register Clock	+2.5	-8.5	V
$V\Phi_{V(3)}$	Vertical Register Clock	+4.5	-6.5	V
$V\Phi_R$	Reset Clock	+10	2	V
$V\Phi_{VTG}$	Array Transfer Gate Clock	+4.5	-6	V

AC CHARACTERISTICS

Standard test conditions are: 23 °C, nominal MPP clocks, and DC operating voltages.

SYMBOL	PARAMETER	MIN	NOM	MAX	UNIT
Z	Suggested Load Resistor	10	20	50	$\text{K}\Omega$

PERFORMANCE SPECIFICATIONS


SYMBOL	PARAMETER	MIN	NOM	MAX	UNIT	REMARKS
CTE	Charge transfer efficiency, per pixel	0.99995	0.999995			
	Vertical shift registers					
	Horizontal shift registers					
F read	Readout frequency		1	5	mHz	
N read	Readout noise		7	9	e- per pix	Note 1
V_{SAT}	Saturation Output Voltage	170	300		mV	
FW (V)	Vertical Register Full Well Capacity	85	100		ke-	
FW (H)	Horizontal Register Full Well Capacity	650	750		ke-	
Nsat	Output Node Charge Capacity	700	800		ke-	
OCG	Output Amplifier Conversion Gain	3	4		$\mu\text{V}/\text{e-}$	
PRNU	Photo Response Non-Uniformity		10		% V_{SAT}	Measured at half saturation
I_{dark}	Dark Current (MPP) (RT)		200	352	e-/pix/sec	Note 2
DSNU	Dark Signal Non Uniformity (RT)		80	160	e-/pix/sec	Note 3

Note 1: Measured at 1 MHz, -60°C

Note 2: Dark current doubles for every 7°C

Note 3: Standard deviation of 100-pixel thick horizontal line profile of dark image frame, excluding the outer 2 edge columns


PRELIMINARY



PRELIMINARY

CCD3041 Clock Timing Details: Readout to all 4 amplifiers, no binning,
FF mode

Start of horizontal line readout



PRELIMINARY

BLEMISH SPECIFICATIONS

The CCD 3041 is available in several different cosmetic grades, as shown below. Grade 0 and custom graded devices are available. Please contact Fairchild Imaging with your requirements. Custom selected grades are also available. Consult your Sales representative for custom grade requirements.

		Blemish Specification		
		Total Array		
Product	Grade	Point Defects	Column Defects	Clusters Defects
CCD3041	1	50	3	5
2048 x 2048 CCD	2	100	6	10
15µm pixels	3	500	20	40

Cosmetic Specifications Definition	
Point Defect	A pixel which does not meet the PRNU specification. PRNU is measured at 50% of V_{SAT}
Cluster Defect	A grouping of <9 adjacent point defects (excluding column defects)

WARRANTY

Within twelve months of delivery to the original customer, Fairchild Imaging will repair or replace, at our option, any Fairchild Imaging components, or camera products, if any part is found to be defective in materials or workmanship. Contact Customer Service for assignment of warranty return number and shipping instructions to ensure prompt repair or replacement.

CERTIFICATION

Fairchild Imaging certifies that its products are fully inspected and tested at the factory prior to shipment, and that they conform to the stated specifications.

This product is designed, manufactured, and distributed utilizing the ISO 9000:2000 Business Management System.

Fairchild Imaging
1801 McCarthy Blvd., Milpitas, CA 95035
(800) 325-6975, (408) 433-2500
www.fairchildimaging.com

©2005 Fairchild Imaging reserves the right to make changes to its products and/or their specifications at any time without notice.